Design optimisation of self-powered gate driver for ultra-fast DC solid-state circuit breakers using SiC JFETs

Published 2017 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Design optimisation of self-powered gate driver for ultra-fast DC solid-state circuit breakers using SiC JFETs
Authors
Keywords
-
Journal
IET Power Electronics
Volume 10, Issue 15, Pages 2149-2156
Publisher
Institution of Engineering and Technology (IET)
Online
2017-09-05
DOI
10.1049/iet-pel.2017.0283

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.