A 128-Channel FPGA-Based Real-Time Spike-Sorting Bidirectional Closed-Loop Neural Interface System

Authors

Keywords

Journal

Volume 25, Issue 12, Pages 2227-2238

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2017-04-25

DOI

10.1109/tnsre.2017.2697415

Explore over 38,000 international journals covering a vast array of academic fields.

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now