In-Memory Processing Paradigm for Bitwise Logic Operations in STT–MRAM

Published 2017 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
In-Memory Processing Paradigm for Bitwise Logic Operations in STT–MRAM
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON MAGNETICS
Volume 53, Issue 11, Pages 1-4
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2017-05-17
DOI
10.1109/tmag.2017.2703863

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.