Journal
NANOTECHNOLOGY
Volume 27, Issue 37, Pages -Publisher
IOP PUBLISHING LTD
DOI: 10.1088/0957-4484/27/37/375707
Keywords
MOSFET; GaAs; nanowire; gate oxide; chemical oxidation
Funding
- Defense Threat Reduction Agency
Ask authors/readers for more resources
The top-down fabrication of an in-plane nanowire (NW) GaAs metal-oxide-semiconductor field-effect transistor (MOSFET) with a trigate oxide implemented by liquid-phase chemical-enhanced oxidation (LPCEO) is reported. A 2 mu m long channel having an effective cross section similar to 70. x. 220 nm(2) is directly fabricated into an epitaxial n(+)-GaAs layer. This in-plane NW structure is achieved by focused ion beam (FIB) milling and hydrolyzation oxidation resulting in electronic isolation from the substrate through a semiconductor-on-insulator structure with an n(+)-GaAs/Al2O3 layer stack. The channel is epitaxially connected to the mu m-scale source and drain within a single layer for a planar MOSFET to avoid any issues of ohmic contact and LPCEO to the NW. To fabricate a MOSFET, the top and the two sidewalls of the in-plane NW are oxidized by LPCEO to relieve the surface damage from FIB as well as to transform these surfaces to a similar to 15 nm thick gate oxide. This trigate device has threshold voltage similar to 0.14 V and peak transconductance similar to 35 mu S mu m(-1) with a subthreshold swing similar to 50 mV/decade and on/off ratio of drain current similar to 10(3), comparable to the performance of bottom-up NW devices.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available