Secure Routing Framework for Mitigating Time-Delay Trojan Attack in System-on-Chip
Published 2023 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Secure Routing Framework for Mitigating Time-Delay Trojan Attack in System-on-Chip
Authors
Keywords
-
Journal
JOURNAL OF SYSTEMS ARCHITECTURE
Volume 144, Issue -, Pages 103006
Publisher
Elsevier BV
Online
2023-10-06
DOI
10.1016/j.sysarc.2023.103006
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC Architectures
- (2022) Subodha Charles et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- BHT-NoC: Blaming Hardware Trojans in NoC Routers
- (2022) Bharat Bisht et al. IEEE Design & Test
- A Survey of Network-on-Chip Security Attacks and Countermeasures
- (2021) Subodha Charles et al. ACM COMPUTING SURVEYS
- Fortified-NoC: A Robust Approach for Trojan-Resilient Network-on-Chips to Fortify Multicore-Based Consumer Electronics
- (2021) J. Y. V. Manoj Kumar et al. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
- CAD-Base
- (2019) Kanad Basu et al. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
- Hardware Trojan Detection Using the Order of Path Delay
- (2018) Xiaotong Cui et al. ACM Journal on Emerging Technologies in Computing Systems
- A consumer tracking estimator for vehicles in GPS-free environments
- (2017) Eunseok Choi et al. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
- Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs
- (2017) Yu Liu et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A hardened network-on-chip design using runtime hardware Trojan mitigation methods
- (2017) Jonathan Frey et al. INTEGRATION-THE VLSI JOURNAL
- ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform
- (2017) Alireza Monemi et al. MICROPROCESSORS AND MICROSYSTEMS
- Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain
- (2014) Ujjwal Guin et al. PROCEEDINGS OF THE IEEE
- Application driven network-on-chip architecture exploration & refinement for a complex SoC
- (2011) Jean-Jacques Lecler et al. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS
- Trustworthy Hardware: Identifying and Classifying Hardware Trojans
- (2010) Ramesh Karri et al. COMPUTER
- Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip
- (2008) Giuseppe Ascia et al. IEEE TRANSACTIONS ON COMPUTERS
- On the Effects of Process Variation in Network-on-Chip Architectures
- (2008) Chrysostomos Nicopoulos et al. IEEE Transactions on Dependable and Secure Computing
Discover Peeref hubs
Discuss science. Find collaborators. Network.
Join a conversationBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started