4.4 Article

Implementation of harmony search on embedded platform

Journal

MICROPROCESSORS AND MICROSYSTEMS
Volume 45, Issue -, Pages 187-197

Publisher

ELSEVIER SCIENCE BV
DOI: 10.1016/j.micpro.2016.05.003

Keywords

Harmony search; Embedded system; Field programmable gate array (FPGA); Very high speed integrated circuit; Hardware description language (VHDL)

Ask authors/readers for more resources

Harmony Search (HS) is relatively a new population-based meta-heuristic optimization algorithm that imitates the music improvisation process of musicians to search for a perfect state of harmony. HS has attracted a lot of attention by showing excellent results for a wide range of optimization problems in diverse fields. HS is typically implemented on a software platform, which restrict its applications to real-time applications. In order to accelerate the algorithm, one can proceed with the parallelization of the algorithm and/or map it directly onto hardware to achieve faster execution time. This paper presents an efficient architecture for parallel HS algorithm in FPGA platform in order to improve HS performance in terms of execution time, resource utilization and power consumption while searching several solution candidates for a problem. The implementation is tested using a Suite of well-known benchmark functions. Analysis of the experimental results show that the proposed concurrent implementation has a promising performance up to 175x and no less than 16x as compared with software implementation. (C) 2016 Elsevier B.V. All rights reserved.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available