FPGA based spike-time dependent encoder and reservoir design in neuromorphic computing processors

Title
FPGA based spike-time dependent encoder and reservoir design in neuromorphic computing processors
Authors
Keywords
Reservoir computing, Recurrent neural network, Echo state network, Encoder, CMOS, Field programmable gate array (FPGA)
Journal
MICROPROCESSORS AND MICROSYSTEMS
Volume 46, Issue -, Pages 175-183
Publisher
Elsevier BV
Online
2016-03-08
DOI
10.1016/j.micpro.2016.03.009

Ask authors/readers for more resources

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started