Bandwidth-Aware High-Efficiency Video Coding Design Scheme on a Multiprocessor System on Chip

Title
Bandwidth-Aware High-Efficiency Video Coding Design Scheme on a Multiprocessor System on Chip
Authors
Keywords
-
Journal
IEEE MULTIMEDIA
Volume 30, Issue 3, Pages 37-47
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2023-03-09
DOI
10.1109/mmul.2023.3253521

Ask authors/readers for more resources

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started