4.1 Article

Hybrid MTJ/CNTFET-Based Binary Synapse and Neuron for Process-in-Memory Architecture

Journal

IEEE MAGNETICS LETTERS
Volume 14, Issue -, Pages -

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LMAG.2023.3238271

Keywords

Neurons; Magnetic tunneling; CNTFETs; Transistors; Synapses; Biological neural networks; Power demand; Spin electronics; binarized neural network hardware accelerator; carbon nanotube field-effect transistor; magnetic tunnel junction; XNOR-Net

Ask authors/readers for more resources

This study presents a reliable and integrated binary synapse and neuron model for implementing binary neural networks in hardware. By utilizing magnetic tunnel junctions and carbon nanotube field-effect transistors, the designed circuit eliminates the need for external memory to store weights and consumes low static power. Furthermore, the circuit is immune to soft errors due to its sequential parts-free structure. Simulation results demonstrate that the proposed design consumes at least 9% lower power, occupies 34% less area, and provides a 49% lower power delay area product compared to existing designs. Additionally, Monte Carlo simulations confirm the accuracy and resilience of the proposed neuron under process variations.
This letter develops a reliable, integrated binary synapse and neuron model for hardware implementation of binary neural networks. Thanks to the nonvolatile nature of magnetic tunnel junctions and the unique features of carbon nanotube field-effect transistors, the modeled design does not require external memory to store weights and also consumes low static power. Also, due to the circuit structure, which did not use sequential parts, the developed circuit is immune to soft error. Because, in binary neural networks, weights are limited to two values of -1 and 1, the occurrence of soft errors dramatically reduces the accuracy of the network. Simulation results indicate that the design in this work consumes at least 9% lower power, occupies 34% lower area, and offers a 49% lower power delay area product. Also, Monte Carlo simulations have been performed to study the effect of the process variation on the network. The result of the Monte Carlo simulations shows that the proposed neuron has no logical error in 10 000 simulations. Consequently, the accuracy of the network utilization by the neuron is equal to the software-implemented network and does not decrease even in the presence of process variations.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.1
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available