A 25 Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity Optical Communication

Authors

Keywords

Journal

Volume 34, Issue 12, Pages 2924-2933

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2015-10-27

DOI

10.1109/jlt.2015.2494060

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started