Efficient depthwise separable convolution accelerator for classification and UAV object detection
Published 2022 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Efficient depthwise separable convolution accelerator for classification and UAV object detection
Authors
Keywords
Depthwise separable convolutions, Convolutional neural networks, Hardware accelerator, FPGA, Object detection
Journal
NEUROCOMPUTING
Volume 490, Issue -, Pages 1-16
Publisher
Elsevier BV
Online
2022-03-02
DOI
10.1016/j.neucom.2022.02.071
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Memristive DeepLab: A hardware friendly deep CNN for semantic segmentation
- (2021) Lin Zhang et al. NEUROCOMPUTING
- SCWC: Structured channel weight sharing to compress convolutional neural networks
- (2021) Guoqing Li et al. INFORMATION SCIENCES
- Survey on Deep Neural Networks in Speech and Vision Systems
- (2020) M. Alam et al. NEUROCOMPUTING
- STBNN: Hardware-friendly spatio-temporal binary neural network with high pattern recognition accuracy
- (2020) G.C. Qiao et al. NEUROCOMPUTING
- Diagonal-kernel convolutional neural networks for image classification
- (2020) Guoqing Li et al. DIGITAL SIGNAL PROCESSING
- Efficient densely connected convolutional neural networks
- (2020) Guoqing Li et al. PATTERN RECOGNITION
- Coarse-to-fine object detection in unmanned aerial vehicle imagery using lightweight convolutional neural network and deep motion saliency
- (2019) Jing Zhang et al. NEUROCOMPUTING
- A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection
- (2019) Duy Thanh Nguyen et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture
- (2019) S. Kala et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- DAC-SDC Low Power Object Detection Challenge for UAV Applications
- (2019) Xiaowei Xu et al. IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE
- Efficient Hardware Architectures for Deep Convolutional Neural Network
- (2018) Jichen Wang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA
- (2018) Shouyi Yin et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA
- (2018) Yufei Ma et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- FP-BNN: Binarized neural network on FPGA
- (2018) Shuang Liang et al. NEUROCOMPUTING
- Reconfigurable FPGA implementation of neural networks
- (2018) Zbigniew Hajduk NEUROCOMPUTING
- A CNN Accelerator on FPGA Using Depthwise Separable Convolution
- (2018) Lin Bai et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Recent Advances in Convolutional Neural Network Acceleration
- (2018) Qianru Zhang et al. NEUROCOMPUTING
- A Resource-Limited Hardware Accelerator for Convolutional Neural Networks in Embedded Vision Applications
- (2017) Shayan Moini et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- The Pascal Visual Object Classes (VOC) Challenge
- (2009) Mark Everingham et al. INTERNATIONAL JOURNAL OF COMPUTER VISION
Find the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
SearchBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started