4.6 Article

Dc-MMC for the Interconnection of HVDC Grids With Different Line Topologies

Journal

IEEE TRANSACTIONS ON POWER DELIVERY
Volume 37, Issue 3, Pages 1692-1703

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TPWRD.2021.3095966

Keywords

Topology; HVDC transmission; Conductors; Circuit faults; DC-DC power converters; Mathematical model; Grounding; DC-DC converter; HVDC; dc-MMC; M2DC; line topology; non-isolated converter

Funding

  1. French National Research Agency (ANR) as part of the Investissements d'Avenir Program [ANE-ITE-002-01]
  2. ICREA Academia program
  3. FEDER/Ministerio de Ciencia, Innovacion y Universidades-Agencia Estatal de Investigacion [RTI2018-095429-B-I00]
  4. Serra Hunter programme

Ask authors/readers for more resources

This paper proposes a new DC-MMC converter that can interconnect different line topologies. The control strategy and mathematical model are implemented in Matlab/Simulink to validate the control in normal operation, fault blocking, and post-fault scenario.
DC-DC converters are needed for the future development of high voltage direct current (HVDC) grids, as they allow to interconnect lines with different voltages and topologies. The dc-dc converters can increase the grid controllability adding power flow control, voltage regulation and/or fault blocking capability. The dc modular multilevel converter (dc-MMC) is a non-isolated solution proposed to interconnect HVDC systems with the same line topology. This paper proposes a new dc-MMC with a control strategy, which allows the converter to interconnect different line topologies (e.g., rigid bipole connected to a symmetric monopole). The paper presents the different line topologies in HVDC installations. Then, a mathematical model with a variable transformation is proposed for the new dc-dc converter. A control structure is proposed and implemented in Matlab/Simulink using an average arm model and simplified dc grids. The results validate the control in normal operation, fault blocking capability and post-fault scenario (degraded mode).

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available