High Conductance Margin for Efficient Neuromorphic Computing Enabled by Stacking Nonvolatile van der Waals Transistors

Title
High Conductance Margin for Efficient Neuromorphic Computing Enabled by Stacking Nonvolatile van der Waals Transistors
Authors
Keywords
-
Journal
Physical Review Applied
Volume 16, Issue 4, Pages -
Publisher
American Physical Society (APS)
Online
2021-10-27
DOI
10.1103/physrevapplied.16.044049

Ask authors/readers for more resources

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started