Journal
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 51, Issue 12, Pages 2941-2950Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2016.2591822
Keywords
Analog-to-digital converter (ADC); digital-slope ADC; hybrid ADC; SAR ADC; SAR-assisted digital-slope ADC; successive approximation register (SAR)
Categories
Ask authors/readers for more resources
This paper presents an energy-efficient successive approximation register (SAR)-assisted digital-slope analog-to-digital converter (ADC) architecture for high-resolution applications. The proposed hybrid ADC combines a low-noise fine digital-slope ADC with a low-power coarse SAR ADC. The coarse SAR ADC rapidly approximates the input signal and produces a small residue signal for the succeeding fine ADC. The fine digital-slope ADC linearly approaches the small residue signal. A prototype was fabricated in 1P8M 28 nm CMOS technology. At 100 MS/s, the ADC achieves a signal-to-noise-and-distortion ratio of 64.43 dB and a spurious free dynamic range of 75.42 dB at the Nyquist input frequency while consuming 0.35 mW from a 0.9 V supply. The resultant Walden and Schreier figures of merit are 2.6 fJ/conversion-step and 176.0 dB, respectively. The ADC occupies an active area of 66 mu m x 71 mu m.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available