4.7 Article

OFF-State Drain-Voltage-Stress-Induced VTH Instability in Schottky-Type p-GaN Gate HEMTs

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JESTPE.2020.3010408

Keywords

Stress; Logic gates; HEMTs; MODFETs; Temperature measurement; Stress measurement; Gallium nitride; High electron mobility transistor (HEMT); OFF-state drain-voltage stress; p-GaN; threshold voltage instability

Funding

  1. National Natural Science Foundation of China [61904078]
  2. High-Level University Fund [G02236002, G02236005]
  3. Hong Kong RGC Research Impact Fund [R6008-18]

Ask authors/readers for more resources

This study systematically investigates the threshold voltage instability induced by OFF-state drain-voltage stress in Schottky-type p-GaN gate HEMTs. Two different mechanisms, hole deficiency and electron trapping, have been identified to dominate the shift in VTH during stress. This research provides guidance for developing methods to address the drain-induced VTH instability issue.
In this article, we systematically investigate the OFF-state drain-voltage-stress-induced threshold voltage (VTH) instability in Schottky-type p-GaN gate high electron mobility transistors (HEMTs). OFF-state drain-voltage stress and recovery tests were conducted under various temperatures and different drain biases. A sharp increase in V-TH was observed at the beginning of the stress, and V-TH kept shifting positively during the stress until it reached saturation. Further experiments showed that two different mechanisms dominated the V-TH shift, which were distinguished by the temperature dependence, degradation/recovery process and affected locations in the gate region. The hole deficiency caused by hole emission from the p-GaN layer is suggested to be the dominant reason for the V-TH instability at the beginning of the stress, while with increasing stress time, electron trapping in the barrier and buffer layers gradually dominates the V-TH shift. Based on the identified mechanisms, physics-based analytical calculations and empirical fitting are conducted to describe the V-TH behavior during the OFF-state drain-voltage stress. The fundamental mechanisms can provide a guide to develop corresponding methods to address the drain-induced V-TH instability issue.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Electrical & Electronic

600-V p-GaN Gate HEMT With Buried Hole Spreading Channel Demonstrating Immunity Against Buffer Trapping Effects

Junjie Yang, Jin Wei, Yanlin Wu, Muqin Nuo, Zhenghao Chen, Xuelin Yang, Maojun Wang, Bo Shen

Summary: A 600-V p-GaN gate HEMT with a buried hole spreading channel (BHSC) is demonstrated to suppress the buffer trap related dynamic R-ON degradation. The BHSC, located between u-GaN and buried AlGaN, enables effective spreading of holes along its channel to screen the negative buffer charges injected from the gate. This spreading effect is verified by detection of hole current from the sidewall of BHSC. The proposed device exhibits immunity against buffer trapping, as demonstrated by a positive substrate stress test, achieving nearly zero buffer trap related dynamic R-ON degradation even after a 400-V substrate stress with a delay as short as approximately 20 μs.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Correlation Between Reverse Leakage Current and Electric Field Spreading in GaN Vertical SBD With High-Energy Ion Implanted Guard Rings

Jiayue Xu, Xuan Liu, Bing Xie, Yilong Hao, Cheng P. Wen, Jin Wei, Maojun Wang

Summary: This study focuses on the bias-dependent reverse leakage current and carrier depletion process of vertical gallium nitride (GaN)-on-GaN Schottky barrier diodes (SBDs) with fluorine ion-implanted guard rings (GRs). The reverse leakage characteristics go through ohmic conduction, thermionic field emission (TFE), and space charge limited conduction (SCLC) model as the reverse bias increases. Ion-implanted GRs can effectively reduce the leakage current at low biases, and kinks in the reverse current-voltage curves are related to the electric field spreading effect of individual GR. The electric field modulation mechanism of ion-implanted GRs is discussed based on the analysis of reverse leakage current.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Physics, Applied

The impact of buffer thickness upon the transport-limited buffer trapping effects in carbon-doped power GaN-on-Si devices

Junbo Liu, Wensong Zou, Jiawei Chen, Mengyuan Hua, Di Lu, Jun Ma

Summary: This study focused on investigating the transport-limited trapping effects in GaN-on-Si buffer layers and the impact of buffer layer thickness on these effects. The results showed that increasing the buffer layer thickness improved the stability of the device and reduced current collapse. This enhancement was mainly attributed to the reduced vertical electric field within the thickened epitaxy.

APPLIED PHYSICS LETTERS (2023)

Article Physics, Applied

Distribution and transport of holes in the p-GaN/AlGaN/GaN heterostructure

Yat Hon Ng, Zheyang Zheng, Li Zhang, Ruizi Liu, Tao Chen, Sirui Feng, Qiming Shao, Kevin J. Chen

Summary: This study investigates the hole distribution and transport in the p-GaN/AlGaN/GaN heterostructure through experimental measurements and simulations. The results show that the p-channel of this structure is composed of bulk holes in the p-GaN and a two-dimensional hole gas (2DHG) at the p-GaN/AlGaN interface. Both components contribute significantly to lateral p-type conduction at room temperature. The complementary temperature responses of these components enhance conductivity at both high and low temperatures.

APPLIED PHYSICS LETTERS (2023)

Article Engineering, Electrical & Electronic

Endurance Improvement of GaN Bipolar Charge Trapping Memory With Back Gate Injection

Tao Chen, Zheyang Zheng, Sirui Feng, Li Zhang, Kevin J. Chen

Summary: A GaN-based non-volatile memory device with improved endurance, fast programming speed, and long retention time is proposed in this study. The endurance is improved by using a less destructive programming scheme based on back gate injection and reducing the doping concentration of the p-channel. The device can withstand over 1010 program/erase cycles and requires a -10V/200ns pulse for programming without compromising the retention time.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Electroluminescence and Gate Carrier Dynamics in a Schottky-Type p-GaN Gate Double-Channel GaN HEMT

Sirui Feng, Hang Liao, Tao Chen, Junting Chen, Yan Cheng, Mengyuan Hua, Zheyang Zheng, Kevin J. Chen

Summary: The mechanism of carrier dynamics in the gate stack of a Schottky-type p-GaN gate double-channel GaN HEMT was investigated through the analysis of electroluminescence characteristics. It was discovered that the AlN insertion layer in the DC-HEMT acts as a blocking layer to prevent hole injection from the gate to the channel, creating a hole-storage effect that effectively suppresses channel-to-gate electron spillover under forward gate bias.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

650-V E-Mode p-GaN Gate HEMT With Schottky Source Extension Towards Enhanced Short-Circuit Reliability

Jingjing Yu, Jin Wei, Maojun Wang, Junjie Yang, Yanlin Wu, Jiawei Cui, Teng Li, Jinyan Wang, Bo Shen

Summary: A 650V p-GaN gate HEMT with Schottky source extension is proposed to enhance short-circuit reliability. The device shows reduced saturation current due to the pinch-off point formed at the edge of the Schottky source extension. Compared to conventional p-GaN gate HEMT, the proposed device can withstand higher short-circuit pulse voltage. The device also exhibits slower degradation after multiple short-circuit stress/test cycles.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Linearity Characterization of Enhancement- Mode p-GaN Gate Radio-Frequency HEMT

Yan Cheng, Zheyang Zheng, Yat Hon Ng, Kevin J. Chen

Summary: This study characterizes and evaluates the RF linearity of an enhancement-mode p-GaN gate HEMT on a 200-mm high-resistivity silicon substrate. The device exhibits good linearity performances based on its flat transconductance, small derivatives, and uniform small-signal parameters within the operating range.

IEEE ELECTRON DEVICE LETTERS (2023)

Proceedings Paper Engineering, Electrical & Electronic

Enhance Gate Reliability and Threshold Voltage Stability of p-GaN Gate High-Electron-Mobility Transistors

Haohao Chen, Junting Chen, Chengcai Wang, Zuoheng Jiang, Mengyuan Hua

Summary: Gate reliability and threshold voltage instability issues in enhancement-mode pGaN gate HEMTs were investigated. A n-GaN/p-GaN gate structure was proposed to reduce gate leakage and increase gate swing. The VTH tunability and stability of p-GaN gate HEMTs were also studied, achieving wide range VTH and eliminating hole-deficiency-induced VTH shifts with a p-FET bridge.

2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM (2023)

Article Engineering, Electrical & Electronic

Cell Design Consideration in SiC Planar IGBT and Proposal of New SiC IGBT With Improved Performance Trade-Off

Meng Zhang, Yamin Zhang, Baikui Li, Shiwei Feng, Mengyuan Hua, Xi Tang, Jin Wei, Kevin J. Chen

Summary: In this study, a new SiC planar IGBT with oxide shield is proposed to achieve an improved trade-off between on-state voltage drop and maximum gate oxide electric field. Through TCAD simulations, it is found that the proposed SiC IGBT can provide a low VON and keep Eox-m at a small value by adopting a larger distance between neighboring p-bodies and using oxide shielding structures. In addition, the proposed SiC-IGBT exhibits better trade-off between turn-off energy loss and VON compared to the conventional SiC planar IGBT.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2023)

Article Engineering, Electrical & Electronic

Quasi-Vertical GaN-on-Silicon Schottky Barrier Diode Terminated With Hydrogen Modulated In-Situ pn Junction

Xuan Liu, Maojun Wang, Jin Wei, Yilong Hao, Xingyu Fu, Xuelin Yang, Bo Shen

Summary: In this study, a high-performance quasi-vertical GaN-on-Si Schottky barrier diode was fabricated using in-situ p-GaN layer with hydrogen plasma treatment and controlled diffusion. The results showed a significant improvement in the breakdown voltage and on/off current ratio of the diode.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2023)

No Data Available