A Multi-bit Error Upset Immune 12T SRAM Cell for 5G Satellite Communications

Satellite communication plays a vital role in extending 5G cellular networks to hard-toreach areas, including airplanes, railways, shipments, other transport mechanisms, and especially in rural regions of the country that are traditionally beyond the reach of cellular service providers. The devices, specifically those incorporating static memories, being employed for satellite communication, face the challenge of getting prone to cosmic radiations or alpha particle strikes. These strikes cause multi-bit errors in static-memory cells that lead to loss of total output yield. This work proposes a low power twelve transistor (12T) SRAM cell that confirms a reduction in multi-bit errors for the Internet of things based devices supporting fifth-generation (5G) communication system. The proposed SRAM ensures improved read and write ability by utilizing a read decoupled access path and loop cutting mechanism, respectively. The proposed design improves read/write stability by 2.02 x/1.05x in comparison to conventional 6T cell with 2.52 x silicon space overhead. The area overhead is neutralized by 3.17x improvement in I-on/I-off ratio that improves cell density of SRAM cell. The improved critical charge of the proposed 12T SRAM cell is compared with four other considered cells to ensure the reduction in multi-bit soft errors, and thereby confirming its suitability for devices supporting satellite communications. The proposed design successfully eliminates the half-select issue that enables the implementation of the bit-interleaved architecture. The leakage power of the proposed 12T cell is improved by 2.65x in comparison to conventional 6T attributed to series-connected devices used as loop cutting pair. This reduction of leakage power remains sustained till 110. temperature. The simulation of this work has been conducted with cadence virtuoso tool using GPDK 45 nm technology file.

Automated summary

Satellite communication is crucial in extending 5G cellular networks to hard-to-reach areas, but devices using static memories for satellite communication face challenges from cosmic radiations. A proposed low power 12T SRAM cell aims to reduce multi-bit errors and improve read/write stability, ultimately enhancing cell density for IoT devices supporting 5G communication systems.