A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS

Authors

Keywords

Journal

Volume 67, Issue 9, Pages 2948-2959

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2020-04-28

DOI

10.1109/tcsi.2020.2987697

Explore over 38,000 international journals covering a vast array of academic fields.

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now