4.7 Article

A Current-Driven Six-Channel Potentiostat for Rapid Performance Characterization of Microbial Electrolysis Cells

Journal

IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT
Volume 68, Issue 12, Pages 4694-4702

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIM.2019.2898049

Keywords

Analog circuits; bioelectric phenomena; closed-loop systems; electrochemical devices; iterative algorithm; measurement; microorganisms; PI-control; real-time systems; search methods

Funding

  1. Doctoral Fellowship of the Research Foundation Flanders

Ask authors/readers for more resources

Knowledge of the performance of microbial electrolysis cells under a wide range of operating conditions is crucial to achieve high production efficiencies. Characterizing this performance in an experiment, however, is challenging due to either the long measurement times of steady-state procedures or the transient errors of dynamic procedures. Moreover, wide parallelization of the measurements is not feasible due to the high measurement equipment cost per channel. Hence, to speedup this characterization and to facilitate low-cost, yet widely parallel measurements, this paper presents a novel rapid polarization curve measurement procedure with a dynamic measurement resolution that runs on a custom six-channel potentiostat with a current-driven topology. As case study, the procedure is used to rapidly assess the impact of altering pH values on a microbial electrolysis cell that produces H-2. A $\times 2$ - $\times 12$ speedup could be obtained in comparison with the state-of-the-art, depending on the characterization resolution (16-128 levels). On top of this speedup, measurements can be parallelized up to $6\times $ on the presented, affordable-42-per-channel-potentiostat.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Electrical & Electronic

TinyVers: A Tiny Versatile System-on-Chip With State-Retentive eMRAM for ML Inference at the Extreme Edge

Vikram Jain, Sebastian Giraldo, Jaro De Roose, Linyan Mei, Bert Boons, Marian Verhelst

Summary: This article presents TinyVers, a tiny versatile ultra-low power machine learning system-on-chip (SoC) designed for enhanced intelligence at the extreme edge. By utilizing dataflow reconfiguration and on-chip power management, TinyVers enables multi-modal support and efficient smart sensing applications. The SoC includes a RISC-V host processor, a dataflow reconfigurable ML accelerator, a deep sleep wake-up controller, and embedded magnetoresistive random access memory (eMRAM). It achieves high performance of up to 17.6 GOPS with a power consumption range from 1.7μW to 20mW, demonstrating flexibility and efficiency in various machine learning workloads.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2023)

Article Computer Science, Hardware & Architecture

CNN-based Robust Sound Source Localization with SRP-PHAT for the Extreme Edge

Jun Yin, Marian Verhelst

Summary: This study proposes a robust sound source localization model for environments with noise and reverberation, which can run in real-time on edge devices with higher efficiency and smaller model size.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2023)

Correction Biotechnology & Applied Microbiology

The Role of Microorganisms and Carbon-to-Nitrogen Ratios for Microbial Protein Production from Bioethanol (vol 88, e01188-22, 2022)

L. Van Peteghem, M. Sakarika, S. Matassa, K. Rabaey

APPLIED AND ENVIRONMENTAL MICROBIOLOGY (2023)

Article Engineering, Environmental

Development of an electrochemical membrane bioreactor for succinic acid production and in situ separation with engineered Yarrowia lipolytica cultivated on municipal biowaste hydrolysate

Eleni Stylianou, Jose M. Carvajal-Arroyo, Dimitrios Ladakis, Carol Sze Ki Lin, Vera Essmann, Sebastin Dorr, Jakob Marbach, Korneel Rabaey, Apostolis Koutinas, Chrysanthi Pateraki

Summary: A novel electrochemical membrane bioreactor (EMB) integrating succinic acid (SA) production and in situ separation was used with hydrolysates from the organic fraction of municipal solid waste (OFMSW) as feedstock. The fermentation process was optimized to achieve high SA productivity and efficiency, and the SA crystals were successfully purified for further applications. Scale-up of the process was influenced by yeast cell viability, cell design, and EMB configuration. Overall, this study demonstrated the potential of the EMB system for sustainable SA production and purification.

CHEMICAL ENGINEERING JOURNAL (2023)

Article Engineering, Environmental

An electrolytic bubble column with an external hollow fiber membrane gas-liquid contactor for effective microbial electrosynthesis of acetate from CO2

Kai Cui, Kun Guo, Jose M. Carvajal-Arroyo, Jan Arends, Korneel Rabaey

Summary: Currently, most microbial electrosynthesis (MES) reactors are driven by biofilms, whether the cathode electron transfer is direct or indirect. The formation of cathode biofilms is time-consuming, and the current density achieved on these biofilms is relatively low. However, non-biofilm-driven MES faces the challenge of maintaining good Columbic efficiency (CE) at high current densities. In this study, a novel electro-H2 bubble column reactor with an external hollow fiber membrane gas-liquid contactor was developed to address this challenge. The reactor demonstrated efficient conversion of electrolytically-produced H2 and externally-supplied CO2 into acetate, with high acetate production rates and CE.

CHEMICAL ENGINEERING JOURNAL (2023)

Article Engineering, Electrical & Electronic

DepFiN: A 12-nm Depth-First, High-Resolution CNN Processor for IO-Efficient Inference

Koen Goetschalckx, Fengfeng Wu, Marian Verhelst

Summary: This article introduces a processor chip called DepFiN, which reduces energy costs by running CNNs in a depth-first execution mode. It also tackles the computational cost by supporting DW + PW layer pairs with a novel accelerator core. Benchmarking measurements show that the DepFiN chip achieves an efficiency of up to 8.2 TOPS/W on the MC-CNN-fast stereo-matching network and up to an 18-fold improvement is realized by supporting depth-first execution.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2023)

Article Engineering, Biomedical

An End-to-End Dual ASIC OFDM Transceiver for Ultrasound In-Body Communication

Thomas Bos, Marian Verhelst, Wim Dehaene

Summary: This paper proposes a custom OFDM modem for ultrasound in-body communication, which can achieve efficient wireless communication under different channel conditions. Experimental results show that it can achieve a transmission rate of 470 kbps on a 14 cm thick piece of beef, with low power consumption.

IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

COAC: Cross-Layer Optimization of Accelerator Configurability for Efficient CNN Processing

Steven Colleman, Man Shi, Marian Verhelst

Summary: This article presents COAC, a cross-layer framework that optimizes the flexibility of neural processing architectures by balancing configurability overhead against resulting energy and latency savings for end-to-end inference. COAC provides a systematical analysis of the architectural overhead and automates the search for the best unrolling combination(s) for efficient inference with limited hardware overhead.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2023)

Proceedings Paper Computer Science, Hardware & Architecture

Stream: A Modeling Framework for Fine-grained Layer Fusion on Multi-core DNN Accelerators

Arne Symons, Linyan Mei, Steven Colleman, Pouya Houshmand, Sebastian Karl, Marian Verhelst

Summary: To meet the increasing performance demand of DNN processing, specialized hardware accelerators are shifting towards multi-core architectures. Stream, an open-source design space exploration framework, co-optimizes HW architecture and fine-grained scheduling for multi-core DNN accelerators. It supports fine-grained layer fusion to optimize energy, latency, and on-chip memory footprint for constrained edge devices. Validation against three state-of-the-art chips and a case study on seven HW architectures demonstrate the reliability and capabilities of Stream. Results show significant improvements in HW efficiency under fine-grained scheduling, reducing the energy-delay product compared to traditional scheduling. Stream is open-source at github.com/ZigZag-Project/stream.

2023 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, ISPASS (2023)

Proceedings Paper Computer Science, Hardware & Architecture

DeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling

Linyan Mei, Koen Goetschalckx, Arne Symons, Marian Verhelst

Summary: DNN workloads can be scheduled onto DNN accelerators in various ways, but existing cost models lack support for exploring the complete depth-first scheduling space. This work proposes a unified modeling framework called DeFiNES to fill in the gaps and analytically estimate the hardware cost for different schedules. The proposed model considers data access at every memory level and is validated against measured data, showing better solutions compared to existing state-of-the-art.

2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA (2023)

Article Green & Sustainable Science & Technology

Microbial electrosynthesis of acetate from CO2 under hypersaline conditions

Xiaoting Zhang, Tyler Arbour, Daijun Zhang, Shiqiang Wei, Korneel Rabaey

Summary: Microbial electrosynthesis (MES) can produce multicarbon compounds from CO₂ using electricity as the energy source. This study assessed MES under 35-60 g/L salinity and found that acetate production decreased over time under high salinity conditions. Carbonate precipitation on cathodes inhibited CO₂ supply, electrode contact, and H₂ production, leading to reduced acetate production. By adjusting the levels of Ca²⁺ and Mg²⁺ in the reactors, stable acetate production was achieved. The research also highlighted the dominance of Acetobacterium and Sphaerochaeta bacteria in the MES system.

ENVIRONMENTAL SCIENCE AND ECOTECHNOLOGY (2023)

Proceedings Paper Engineering, Electrical & Electronic

A 16nm 128kB high-density fully digital In Memory Compute macro with reverse SRAM pre-charge achieving 0.36TOPs/mm2, 256kB/ mm2 and 23.8TOPs/W

Weijie Jiang, Pouya Houshmand, Marian Verhelst, Wim Dehaene

Summary: Digital in-memory compute (DIMC) is attracting attention for its robustness and ease of integration into practical tasks. However, existing DIMC macros have low area efficiency. This paper proposes a DIMC macro that uses unmodified 6T bit-cells with added MAC logic on the bit-line, and utilizes techniques to reduce energy penalty caused by increased bit-line loading.

IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023 (2023)

Proceedings Paper Computer Science, Artificial Intelligence

HTVM: Efficient Neural Network Deployment On Heterogeneous TinyML Platforms

Josse Van Delm, Maarten Vandersteegenl, Alessio Burrello, Giuseppe Maria Sarda, Francesco Conti, Daniele Jahier Pagliari, Luca Benini, Marian Verhelst

Summary: The optimal deployment of deep neural networks on state-of-the-art Systems-on-Chips is crucial for tiny machine learning at the edge. We propose a compiler called HTVM that merges TVM with DORY to maximize the utilization of heterogeneous accelerators and minimize data movements.

2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC (2023)

Proceedings Paper Computer Science, Artificial Intelligence

PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge

Vikram Jain, Matheus Cavalcante, Nazareno Bruschi, Michael Rogenmoser, Thomas Benz, Andreas Kurth, Davide Rossi, Luca Benini, Marian Verhelst

Summary: This paper proposes an open-source AXI-compliant NoC fabric called PATRONoC to address the specific needs of multi-core DNN computing platforms. Evaluation results show that PATRONoC achieves higher area efficiency and throughput compared to classical NoCs.

2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC (2023)

Proceedings Paper Computer Science, Information Systems

Precision-aware Latency and Energy Balancing on Multi-Accelerator Platforms for DNN Inference

Matteo Risso, Alessio Burrello, Giuseppe Maria Sarda, Luca Benini, Enrico Macii, Massimo Poncino, Marian Verhelst, Daniele Jahier Pagliari

Summary: In this study, we propose ODiMO, a hardware-aware tool for fine-grain mapping of DNNs across multiple accelerators onchip to reduce inference energy consumption or latency, while maintaining accuracy. Experimental results demonstrate that ODiMO effectively reduces energy/latency with limited accuracy drop compared to manual heuristic mappings.

2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED (2023)

No Data Available