Journal
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS
Volume 13, Issue 5, Pages 957-970Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TBCAS.2019.2931799
Keywords
Functional connectivity; low power CMOS VLSI; neural signal processing; phase synchronization; seizure detection
Funding
- Spanish Ministry of Economy and Competitiveness [TEC2016-80923-P]
- ONR [ONR N00014-19-1-2156]
- FEDER Program
Ask authors/readers for more resources
This paper presents an integer-based digital processor for the calculation of phase synchronization between two neural signals. It is based on the measurement of time periods between two consecutive minima. The simplicity of the approach allows for the use of elementary digital blocks, such as registers, counters, and adders. The processor, fabricated in a 0.18-$\mu$m CMOS process, only occupies 0.05mm$<^>2$ and consumes 15nW from a 0.5V supply voltage at a signal input rate of 1024S/s. These low-area and low-power features make the proposed processor a valuable computing element in closed-loop neural prosthesis for the treatment of neural disorders, such as epilepsy, or for assessing the patterns of correlated activity in neural assemblies through the evaluation of functional connectivity maps.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available