A model-driven framework for design and verification of embedded systems through SystemVerilog

Title
A model-driven framework for design and verification of embedded systems through SystemVerilog
Authors
Keywords
-
Journal
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS
Volume 23, Issue 3-4, Pages 179-223
Publisher
Springer Science and Business Media LLC
Online
2019-11-09
DOI
10.1007/s10617-019-09229-y

Ask authors/readers for more resources

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started