Journal
ELECTRONICS LETTERS
Volume 55, Issue 24, Pages 1273-1274Publisher
INST ENGINEERING TECHNOLOGY-IET
DOI: 10.1049/el.2019.2533
Keywords
digital-analogue conversion; leakage currents; analogue-digital conversion; low-power electronics; switches; sampling methods; CMOS digital integrated circuits; low power SAR ADCs; balanced sampling switch technique; NMOS sampling switch; hold mode; main SAR conversion; conventional sampling switch; mini C-DAC; leakage current reduction; mini capacitive digital-to-analogue converter; SAR conversion; temperature 120; 0 degC; voltage 0; 5 V; word length 10 bit
Categories
Funding
- Singapore Ministry of Education AcRF Tier-1 [RG174/18 (S)]
Ask authors/readers for more resources
This Letter proposes a balanced sampling switch technique for achieving high linearity and a wide temperature range. The proposed technique reduces the V-DS of the NMOS sampling switch for reducing the leakage current through the switch during the hold mode. This operation is implemented by a mini capacitive digital-to-analogue converter (C-DAC) that mimics the main C-DAC used for main SAR conversion. The proposed sampling switch is applied to a 10-bit, 0.5 V SAR ADC with 5 Msample/s and verified by comprehensive simulation. Compared to the conventional sampling switch without the mini C-DAC, the proposed switch improves SFDR and SNDR by 27.52 dBc and 11.8 dB, respectively, at the FF corner and 120 degrees C.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available