An Area-Efficient Noise-Adaptive Neural Amplifier in 130 nm CMOS Technology

Title
An Area-Efficient Noise-Adaptive Neural Amplifier in 130 nm CMOS Technology
Authors
Keywords
-
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2011-12-23
DOI
10.1109/jetcas.2011.2178731

Ask authors/readers for more resources

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started