FPGA Design for Pseudorandom Number Generator Based on Chaotic Iteration used in Information Hiding Application

Published 2013 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
FPGA Design for Pseudorandom Number Generator Based on Chaotic Iteration used in Information Hiding Application
Authors
Keywords
-
Journal
Applied Mathematics & Information Sciences
Volume 7, Issue 6, Pages 2175-2188
Publisher
Deanship of Scientific Research
Online
2013-07-15
DOI
10.12785/amis/070607

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.