A Scalable Correlator Architecture Based on Modular FPGA Hardware, Reuseable Gateware, and Data Packetization

Published 2008 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
A Scalable Correlator Architecture Based on Modular FPGA Hardware, Reuseable Gateware, and Data Packetization
Authors
Keywords
-
Journal
PUBLICATIONS OF THE ASTRONOMICAL SOCIETY OF THE PACIFIC
Volume 120, Issue 873, Pages 1207-1221
Publisher
IOP Publishing
Online
2008-10-14
DOI
10.1086/593053

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.