a-GIZO TFT neural modeling, circuit simulation and validation

Title
a-GIZO TFT neural modeling, circuit simulation and validation
Authors
Keywords
a-GIZO TFT modeling, MLP, RBF, LS-SVM, Artificial neural networks, Verilog-A
Journal
SOLID-STATE ELECTRONICS
Volume 105, Issue -, Pages 30-36
Publisher
Elsevier BV
Online
2014-12-29
DOI
10.1016/j.sse.2014.11.009

Ask authors/readers for more resources

Reprint

Contact the author

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started