A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Published 2011 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms
Authors
Keywords
-
Journal
MICROPROCESSORS AND MICROSYSTEMS
Volume 36, Issue 7, Pages 555-570
Publisher
Elsevier BV
Online
2011-12-06
DOI
10.1016/j.micpro.2011.10.002

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.