4.4 Article

Single-electron shift-register circuit

Journal

MICROELECTRONICS JOURNAL
Volume 44, Issue 4, Pages 332-338

Publisher

ELSEVIER SCI LTD
DOI: 10.1016/j.mejo.2013.02.012

Keywords

Single-electron tunneling; Shift-register; Logic gate; Room temperature; Stability

Funding

  1. PQ/CNPq
  2. CAPES
  3. INCT/NAMITEC

Ask authors/readers for more resources

This work presents a 4-bit shift-register designed with single-electron tunneling devices. Firstly, a single-electron D flip-flop based on NAND gates was designed and simulated. Based on D flip-flops, the shift-register architecture was also designed and successfully simulated at room temperature. Some considerations about noise margin were made. Moreover, stability analyses for the SET NAND, SET D flip-flop and SET shift-register were carried out. (C) 2013 Elsevier Ltd. All rights reserved.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available