High speed true random number generator based on open loop structures in FPGAs

Title
High speed true random number generator based on open loop structures in FPGAs
Authors
Keywords
-
Journal
MICROELECTRONICS JOURNAL
Volume 40, Issue 11, Pages 1650-1656
Publisher
Elsevier BV
Online
2009-04-03
DOI
10.1016/j.mejo.2009.02.004

Ask authors/readers for more resources

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started