Combining Induction, Deduction, and Structure for Verification and Synthesis

Title
Combining Induction, Deduction, and Structure for Verification and Synthesis
Authors
Keywords
-
Journal
PROCEEDINGS OF THE IEEE
Volume 103, Issue 11, Pages 2036-2051
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2015-10-10
DOI
10.1109/jproc.2015.2471838

Ask authors/readers for more resources

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started