4.5 Article Proceedings Paper

Interfacial Reaction Effect on Electrical Reliability of Cu Pillar/Sn Bumps

Journal

JOURNAL OF ELECTRONIC MATERIALS
Volume 39, Issue 11, Pages 2368-2374

Publisher

SPRINGER
DOI: 10.1007/s11664-010-1345-7

Keywords

Cu pillar/Sn bump; electrical reliability; intermetallic compound; growth kinetics; electromigration

Ask authors/readers for more resources

Thermal annealing and electromigration (EM) tests were performed with Cu pillar/Sn bumps to understand the growth mechanism of intermetallic compounds (IMCs). Annealing tests were carried out at both 100 degrees C and 150 degrees C. At 150 degrees C, EM tests were performed using a current density of 3.5 x 10(4) A/cm(2). The electrical failure mechanism of the Cu pillar/Sn bumps was also investigated. Cu3Sn formed and grew at the Cu pillar/Cu6Sn5 interface with increasing annealing and current-stressing times. The growth mechanism of the total (Cu6Sn5 + Cu3Sn) IMC changed when the Sn phase in the Cu pillar/ Sn bump was exhausted. The time required for complete consumption of the Sn phase was shorter during the EM test than in the annealing test. Both IMC growth and phase transition from Cu6Sn5 to Cu3Sn had little impact on the electrical resistance of the whole interconnect system during current stressing. Electrical open failure in the Al interconnect near the chip-side Cu pillar edge implies that the Cu pillar/Sn bump has excellent electrical reliability compared with the conventional solder bump.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available