High-speed full adder based on minority function and bridge style for nanoscale

Title
High-speed full adder based on minority function and bridge style for nanoscale
Authors
Keywords
-
Journal
INTEGRATION-THE VLSI JOURNAL
Volume 44, Issue 3, Pages 155-162
Publisher
Elsevier BV
Online
2011-02-22
DOI
10.1016/j.vlsi.2011.01.003

Ask authors/readers for more resources

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now