4.3 Article

A simple CMOS chaotic integrated circuit

Journal

IEICE ELECTRONICS EXPRESS
Volume 5, Issue 24, Pages 1042-1048

Publisher

IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
DOI: 10.1587/elex.5.1042

Keywords

Chaotic Circuits; Neural Networks; CMOS

Funding

  1. Balearic Islands Government [PROGECIB-32A]

Ask authors/readers for more resources

A chaotic integrated circuit is designed and fabricated using a 0.35 mu m CMOS process. The circuit iterates an N-shaped transfer function using a small analog neural network. One of the advantages of the proposed circuit is its small circuit area with only 13 MOS transistors. The circuit generates both an analog and a digital signal that can be used to create true random bit sequences.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.3
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available