Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA

Published 2011 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Volume 20, Issue 12, Pages 2208-2219
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2011-11-08
DOI
10.1109/tvlsi.2011.2172007

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.