Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking

Published 2008 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Volume 16, Issue 12, Pages 1648-1656
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2008-09-19
DOI
10.1109/tvlsi.2008.2003171

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.