New D-Flip-Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level

Authors

Keywords

Journal

Volume 60, Issue 6, Pages 4381-4386

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2014-01-04

DOI

10.1109/tns.2013.2284604

Explore over 38,000 international journals covering a vast array of academic fields.

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now