Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology

Authors

Keywords

Journal

Volume 55, Issue 4, Pages 1903-1925

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2008-09-30

DOI

10.1109/tns.2008.2000480

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started