A Novel Programming Technique to Boost Low-Resistance State Performance in Ge-Rich GST Phase Change Memory

Title
A Novel Programming Technique to Boost Low-Resistance State Performance in Ge-Rich GST Phase Change Memory
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON ELECTRON DEVICES
Volume 61, Issue 5, Pages 1246-1254
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2014-03-22
DOI
10.1109/ted.2014.2310497

Ask authors/readers for more resources

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now