Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs

Authors

Keywords

Journal

Volume 57, Issue 1, Pages 256-262

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2009-12-01

DOI

10.1109/ted.2009.2034508

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started