Performance Simulation and Architecture Optimization for CMOS Image Sensor Pixels Scaling Down to 1.0 $\mu\hbox{m}$

Published 2010 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Performance Simulation and Architecture Optimization for CMOS Image Sensor Pixels Scaling Down to 1.0 $\mu\hbox{m}$
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON ELECTRON DEVICES
Volume 57, Issue 4, Pages 788-794
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2010-03-10
DOI
10.1109/ted.2010.2041858

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.