New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process

Authors

Keywords

Journal

Volume 11, Issue 3, Pages 474-483

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2010-08-19

DOI

10.1109/tdmr.2010.2066976

Explore over 38,000 international journals covering a vast array of academic fields.

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started