Journal
IEEE TRANSACTIONS ON COMPUTERS
Volume 60, Issue 1, Pages 93-105Publisher
IEEE COMPUTER SOC
DOI: 10.1109/TC.2010.202
Keywords
Stochastic logic; reconfigurable hardware; fault-tolerant computation
Funding
- Semiconductor Research Corporation's Focus Center Research Program [2003-NT-1107]
- US National Science Foundation (NSF) [0845650]
- Intel Corporation
Ask authors/readers for more resources
Mounting concerns over variability, defects, and noise motivate a new approach for digital circuitry: stochastic logic, that is to say, logic that operates on probabilistic signals and so can cope with errors and uncertainty. Techniques for probabilistic analysis of circuits and systems are well established. We advocate a strategy for synthesis. In prior work, we described a methodology for synthesizing stochastic logic, that is to say logic that operates on probabilistic bit streams. In this paper, we apply the concept of stochastic logic to a reconfigurable architecture that implements processing operations on a datapath. We analyze cost as well as the sources of error: approximation, quantization, and random fluctuations. We study the effectiveness of the architecture on a collection of benchmarks for image processing. The stochastic architecture requires less area than conventional hardware implementations. Moreover, it is much more tolerant of soft errors (bit flips) than these deterministic implementations. This fault tolerance scales gracefully to very large numbers of errors.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available