- Home
- Publications
- Publication Search
- Publication Details
Title
Design for Manufacturing With Emerging Nanolithography
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Volume 32, Issue 10, Pages 1453-1472
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2013-09-17
DOI
10.1109/tcad.2013.2276751
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters
- (2012) Kun Yuan et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology
- (2012) Shao-Yun Fang et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Simultaneous Layout Migration and Decomposition for Double Patterning Technology
- (2011) Chin-Hsiung Hsu et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning
- (2011) Duo Ding et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Modeling of Layout Aware Line-Edge Roughness and Poly Optimization for Leakage Minimization
- (2011) Yongchan Ban et al. IEEE Journal on Emerging and Selected Topics in Circuits and Systems
- Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings
- (2010) Tejas Jhaveri et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Layout Decomposition Approaches for Double Patterning Lithography
- (2010) Andrew B. Kahng et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization
- (2010) Kun Yuan et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Within-Layer Overlay Impact for Design in Metal Double Patterning
- (2010) R S Ghaida et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction
- (2009) Minsik Cho et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Predictive Formulae for OPC With Applications to Lithography-Friendly Routing
- (2009) Tai-Chen Chen et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Pattern Sensitive Placement Perturbation for Manufacturability
- (2009) Shiya Hu et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Making double patterning cost single
- (2009) Burn J. Lin Journal of Micro-Nanolithography MEMS and MOEMS
- Guest Editorial: Double-Patterning Lithography
- (2009) William H. Arnold Journal of Micro-Nanolithography MEMS and MOEMS
- Double-patterning requirements for optical lithography and prospects for optical extension without double patterning
- (2009) Shinji Wakamoto Journal of Micro-Nanolithography MEMS and MOEMS
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExploreBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started