4.7 Article

A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique

Journal

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2018.2852334

Keywords

Three-stage amplifiers; fast settling; gain-bandwidth product; frequency compensation; low-voltage

Funding

  1. National Natural Science Foundation of China [61625403, 61504104, 61514103]

Ask authors/readers for more resources

A performance-boosting frequency-compensation technique, called feed-forward Gm-stage and regular Miller plus indirect compensation (FGRMIC), is presented in this paper. The proposed structure consists of three parts that ensure the stability and significantly improve the performance, such as gain-bandwidth product (GBW), slew rate, and sensitivity. The first part is a feed-forward transconductance stage, and the second part is a Miller capacitor in series with one resistor. The third part is an indirect compensation capacitor combined with a resistor. Detailed theoretical analysis and design considerations are provided to demonstrate the stability of the compensation scheme. Measurement results show that the implemented amplifier, driving a 2-pF load capacitance, achieves a GBW of 2.41 GHz with a phase margin of 82.6 degrees while consuming 12.6 mW with a 1.2-V supply voltage in a TSMC 65-nm CMOS technology. Large-signal step response indicates that the implemented three-stage FGRMIC amplifier settles with 1% settling error within 1.41 ns.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available