Settling Time Optimization for Three-Stage CMOS Amplifier Topologies

Authors

Keywords

Journal

Volume 56, Issue 12, Pages 2569-2582

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2009-03-12

DOI

10.1109/tcsi.2009.2017133

Explore over 38,000 international journals covering a vast array of academic fields.

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now