Compact Low-Power Cortical Recording Architecture for Compressive Multichannel Data Acquisition

Title
Compact Low-Power Cortical Recording Architecture for Compressive Multichannel Data Acquisition
Authors
Keywords
-
Journal
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2014-04-10
DOI
10.1109/tbcas.2014.2304582

Ask authors/readers for more resources

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started