Device Scaling Considerations for Nanophotonic CMOS Global Interconnects

Published 2013 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Device Scaling Considerations for Nanophotonic CMOS Global Interconnects
Authors
Keywords
-
Journal
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS
Volume 19, Issue 2, Pages 8200109-8200109
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2013-04-04
DOI
10.1109/jstqe.2013.2239262

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.