期刊
JOURNAL OF ELECTRONIC MATERIALS
卷 46, 期 7, 页码 4321-4325出版社
SPRINGER
DOI: 10.1007/s11664-017-5385-0
关键词
Bonding; interconnections; electroless plating; chip stacking
资金
- Ministry of Science and Technology of Taiwan [104-2221-E-002-040-MY3]
- National Taiwan University [103R891804]
A low-temperature and pressureless process using controlled flow electroless Ni plating is developed for bonding Cu pillar bumps for chip-stacking applications. The bonding temperature can be as low as 70A degrees C, which is the lowest among competing processes. A low bonding temperature reduces the thermomechanical stress and enhances reliability, and pressureless bonding eliminates the potential of damaging the delicate devices on chips. In this process, polydimethylsiloxane technology, which is commonly used for microelectromechanical systems fabrication, is introduced to fabricate the airtight fixture for bonding, and Ni ions are supplied by peristaltic pumping the electroless plating solution into the microchannel of a test vehicle with controlled flow. The bonded pillars were analyzed by scanning electron microscope. Besides, to further confirm and to avoid the damage created by polishing steps, a focused ion beam was also used for the observation. The results also show that dome-shaped copper pillars present void-free and seamless interconnections after plating with a 0.16 mL/min flow rate at 80A degrees C for 2.5 h.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据