FPGA design of EKF block accelerator for 3D visual SLAM

标题
FPGA design of EKF block accelerator for 3D visual SLAM
作者
关键词
Visual EKF-SLAM, SoC, FPGA, Co-processor, AHP
出版物
COMPUTERS & ELECTRICAL ENGINEERING
Volume 55, Issue -, Pages 123-137
出版商
Elsevier BV
发表日期
2016-05-14
DOI
10.1016/j.compeleceng.2016.05.003

向作者/读者发起求助以获取更多资源

Reprint

联系作者

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started