III-V/Si staggered heterojunction based source-pocket engineered vertical TFETs for low power applications

标题
III-V/Si staggered heterojunction based source-pocket engineered vertical TFETs for low power applications
作者
关键词
Band-to-band tunneling (BTBT), Heterojunction, Source pocket, Sub-threshold swing (SS), Tunnel field effect transistor (TFET)
出版物
SUPERLATTICES AND MICROSTRUCTURES
Volume 142, Issue -, Pages 106494
出版商
Elsevier BV
发表日期
2020-04-09
DOI
10.1016/j.spmi.2020.106494

向作者/读者发起求助以获取更多资源

Reprint

联系作者

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started