FPGA Investigation on Error-Flare Performance of a Concatenated Staircase and Hamming FEC Code for 400G Inter-Data Center Interconnect

标题
FPGA Investigation on Error-Flare Performance of a Concatenated Staircase and Hamming FEC Code for 400G Inter-Data Center Interconnect
作者
关键词
-
出版物
JOURNAL OF LIGHTWAVE TECHNOLOGY
Volume 37, Issue 1, Pages 188-195
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2018-11-17
DOI
10.1109/jlt.2018.2881924

向作者/读者发起求助以获取更多资源

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now